Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1244

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

4.4.10
System/Memory Management
All system/memory management instructions are encoded within major opcodes 0 and
1 using a 3-bit opcode extension field (x
4-bit opcode extension field (x
bits 32:27. Most of the instructions having a 4-bit opcode extension field also have a
2-bit extension field (x
opcode 0,
shows the 3-bit assignments for opcode 1, and
assignments for opcode 1.
Table 4-42.
Opcode
Bits 40:37
Table 4-43.
Opcode
Bits
40:37
0
Volume 3: Instruction Formats
4
) in bits 32:31.
2
Table 4-43
summarizes the 4-bit+2-bit assignments for opcode 0,
Opcode 0 System/Memory Management 3-bit Opcode
Extensions
Bits 35:33
0
Opcode 0 System/Memory Management 4-bit+2-bit Opcode
Extensions
x
x
3
4
Bits
Bits
35:33
30:27
0
0
break.m
M37
1-bit Ext
1
(Table
4-46)
2
3
4
5
6
7
0
8
9
A
loadrs
M25
B
C
flushrs
M25
D
E
F
) in bits 35:33. Some instructions also have a
3
) in bits 30:27, or a 6-bit opcode extension field (x
Table 4-42
shows the 3-bit assignments for
Table 4-45
x
3
System/Memory Management 4-bit+2-bit Ext
0
1
2
3
4
5
6
7
x
Bits 32:31
1
invala
M24
invala.e – int
M26
invala.e – fp
M27
sum
rum
ssm
rsm
summarizes the 6-bit
(Table
4-43)
chk.a.nc – int
M22
chk.a.clr – int
M22
chk.a.nc – fp
M23
chk.a.clr – fp
M23
2
2
fwb
M24
mf
M24
mf.a
M24
M44
M44
M44
M44
mov.m to ar – imm
M30
8
) in
6
Table 4-44
3
srlz.d
M24
srlz.i
M24
sync.i
M24
3:345

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents