Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1072

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

Operation:
if (PR[qp]) {
tmp_type = (i_form ? AR_I_TYPE : AR_M_TYPE);
if (is_reserved_reg(tmp_type, ar
illegal_operation_fault();
if (from_form) {
check_target_register(r
if (((ar
if ((ar
if ((ar
GR[r
GR[r
} else {
tmp_val = (register_form) ? GR[r
if (is_read_only_reg(AR_TYPE, ar
if (register_form && GR[r
if (is_reserved_field(AR_TYPE, ar
if ((is_kernel_reg(ar
if ((ar
if (!is_ignored_reg(ar
}
}
}
Illegal Operation fault
Interruptions:
Register NaT Consumption fault
Reserved Register/Field fault
Volume 3: Instruction Reference
);
1
== BSPSTORE) || (ar
3
illegal_operation_fault();
== ITC || ar
== RUC) && PSR.si && PSR.cpl != 0)
3
3
privileged_register_fault();
== ITC || ar
== RUC) && PSR.si && PSR.vm == 1)
3
3
virtualization_fault();
] = (is_ignored_reg(ar
1
].nat = 0;
1
(((ar
== BSPSTORE) || (ar
3
illegal_operation_fault();
register_nat_consumption_fault(0);
reserved_register_field_fault();
) || ar
3
privileged_register_fault();
== ITC || ar
== RUC) && PSR.vm == 1)
3
3
virtualization_fault();
)) {
3
tmp_val = ignored_field_mask(AR_TYPE, ar
// check for illegal promotion
if (ar
== RSC && tmp_val{3:2} u< PSR.cpl)
3
tmp_val{3:2} = PSR.cpl;
AR[ar
] = tmp_val;
3
if (ar
== BSPSTORE) {
3
AR[BSP] = rse_update_internal_stack_pointers(tmp_val);
AR[RNAT] = undefined();
}
))
3
== RNAT)) && (AR[RSC].mode != 0))
3
)) ? 0 : AR[ar
];
3
3
// to_form
] : sign_ext(imm
2
) ||
3
== RNAT)) && (AR[RSC].mode != 0)))
3
].nat)
2
, tmp_val))
3
== ITC || ar
== RUC) && (PSR.cpl != 0))
3
3
, tmp_val);
3
Privileged Register fault
Virtualization fault
mov ar
, 8);
8
3:173

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents