Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1034

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

fsetc — Floating-point Set Controls
(
) fsetc.
Format:
qp
sf amask
The status field's control bits are initialized to the value obtained by logically AND-ing
Description:
the sf0.controls and
field.
The mnemonic values for sf are given in
Operation:
if (PR[qp]) {
tmp_controls = (AR[FPSR].sf0.controls & amask
if (is_reserved_field(FSETC, sf, tmp_controls))
reserved_register_field_fault();
fp_set_sf_controls(sf, tmp_controls);
}
None
FP Exceptions:
Reserved Register/Field fault
Interruptions:
Volume 3: Instruction Reference
, omask
7
7
immediate field and logically OR-ing the
amask
7
Table 2-23 on page
3:56.
) | omask
7
fsetc
F12
immediate
omask
7
;
7
3:135

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents