Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 1895

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

PSUBD Instruction 4:446
PSUBSB Instruction 4:449
PSUBSW Instruction 4:449
PSUBUSB Instruction 4:452
PSUBUSW Instruction 4:452
PSUBW Instruction 4:446
PTA (Page Table Address Register) 2:35
ptc Instruction
ptc.e 2:569, 3:230
ptc.g 2:570, 3:231
ptc.ga 2:570, 3:231
ptc.l 2:568, 3:233
ptr Instruction 3:234
PUNPCKHBW Instruction 4:455
PUNPCKHDQ Instruction 4:455
PUNPCKHWD Instruction 4:455
PUNPCKLBW Instruction 4:458
PUNPCKLDQ Instruction 4:458
PUNPCKLWD Instruction 4:458
PUSH Instruction 4:320
PUSHA Instruction 4:323
PUSHAD Instruction 4:323
PUSHF Instruction 4:325
PUSHFD Instruction 4:325
PXOR Instruction 4:461
R
RAW Dependency 1:149
RCL Instruction 4:327
RCPPS Instruction 4:543
RCPSS Instruction 4:545
RCR Instruction 4:327
RDMSR Instruction 4:331
RDPMC Instruction 4:333
RDTSC Instruction 4:335
Read-after-write Dependency 1:149
Recoverable Error 2:351
Recovery Code 1:153, 1:154, 1:156
Region Identifier (RID) 2:561
Region Register (RR) 2:58, 2:561
Register File Transfers 1:82
Register Rotation 1:19, 1:185
Register Spill and Fill 1:62
Register Stack 1:18, 1:47
Register Stack Configuration Register (RSC) 1:29
Register Stack Engine (RSE) 1:144, 2:133
Register State 2:549
Release Semantics 2:507
Rendezvous 2:301
REP Instruction 4:337
REPE Instruction 4:337
REPNE Instruction 4:337
REPNZ Instruction 4:337
REPZ Instruction 4:337
Reserved Variables 2:351
Reset Event 2:95, 2:351
Index for Volumes 1, 2, 3 and 4
Resource Utilization Counter (RUC) 1:31, 2:33
RET Instruction 4:340
rfi Instruction 2:543, 3:236
RID (Region Identifier) 2:561
RNAT(RSE NaT Collection Register) 1:30
ROL Instruction 4:327
ROR Instruction 4:327
Rotating Registers 1:145
RR (Region Register) 2:58, 2:561
RSC (Register Stack Configuration Register) 1:29
RSE (Register Stack Engine) 2:133
RSE Backing Store Pointer (BSP) 1:29
RSE Backing Store Pointer for Memory Stores
(BSPSTORE) 1:30
RSE NaT Collection Register (RNAT) 1:30
RSM Instruction 4:346
rsm Instruction 3:239
RSQRTPS Instruction 4:547
RSQRTSS Instruction 4:548
RUC (Resource Utilization Counter) 1:31, 2:33
rum Instruction 3:241
S
SAHF Instruction 4:347
SAL (System Abstraction Layer) 1:7, 1:21, 2:352,
2:630
SAL_B 2:283
SALE_ENTRY 2:282, 2:291, 2:305
SALE_PMI 2:282, 2:310
SAL Instruction 4:348
SAR Instruction 4:348
SBB Instruction 4:352
SCAS Instruction 4:354
SCASB Instruction 4:354
SCASD Instruction 4:354
SCASW Instruction 4:354
Scratch Register 2:352
Self Test State Parameter 2:293
Self-modifying Code 2:532
Semaphore Instructions 1:59
Semaphores 2:508
Serialization 2:17, 2:537
SETcc Instruction 4:356
setf Instruction 3:242
SFENCE Instruction 4:581
SGDT Instruction 4:359
SHL Instruction 4:348
shl Instruction 3:244
shladd Instruction 3:245
shladdp4 Instruction 3:246
SHLD Instruction 4:362
SHR Instruction 4:348
shr Instruction 3:247
SHRD Instruction 4:364
shrp Instruction 3:248
SHUFPS Instruction 4:549
INDEX
Index:9

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents