Sleep Mode Clock Gating Control Register 2 (Scgc2); Sleep Mode Clock Gating Control Register 2 (Scgc2) Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

System Control Registers

1.13.7.20 Sleep Mode Clock Gating Control Register 2 (SCGC2)

Figure 1-112. Sleep Mode Clock Gating Control Register 2 (SCGC2)
31
Reserved
R-0
23
15
14
Reserved
R-0
7
6
GPIOH
GPIOG
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 1-123. Sleep Mode Clock Gating Control Register 2 (SCGC2) Field Descriptions
Bit
Field
31-29
Reserved
28
EMAC0
27-17
Reserved
16
USB
15-14
Reserved
13
µDMA
12-9
Reserved
8
GPIOJ
7
GPIOH
6
GPIOG
5
GPIOF
4
GPIOE
236
System Control and Interrupts
29
28
EMAC0
R/W-0
Reserved
R-0
13
12
µDMA
R/W-0
5
4
GPIOF
GPIOE
R/W-0
R/W-0
Value
Description
Reserved
EMAC0 Clock Gating Control in Sleep Mode
This bit controls the clock gating for the EMAC0 module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
Reserved
USB0 Clock Gating Control in Sleep Mode
This bit controls the clock gating for the USB module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
Reserved
µDMA Clock Gating Control in Sleep Mode
This bit controls the clock gating for the µDMA module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
Reserved
GPIOJ Clock Gating Control in Sleep Mode
This bit controls the clock gating for the GPIOJ module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
GPIOH Clock Gating Control in Sleep Mode
This bit controls the clock gating for the GPIOH module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
GPIOG Clock Gating Control in Sleep Mode
This bit controls the clock gating for the GPIOG module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
GPIOF Clock Gating Control in Sleep Mode
This bit controls the clock gating for the GPIOF module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
GPIOE Clock Gating Control in Sleep Mode
This bit controls the clock gating for the GPIOE module. If set, the module receives a clock and
functions. Otherwise, it is unclocked and disabled. If the module is unclocked, reads or writes to the
module generates bus faults.
Copyright © 2012–2019, Texas Instruments Incorporated
27
Reserved
R-0
Reserved
R-0
3
2
GPIOD
GPIOC
R/W-0
R/W-0
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
24
17
16
USB
R/W-0
9
8
GPIOJ
R/W-0
1
0
GPIOB
GPIOA
R/W-0
R/W-0
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents