C28 External Interrupt 1 Counter Register (Xint1Ctr); C28 External Interrupt 2 Counter Register (Xint2Ctr); C28 External Interrupt 3 Configuration Register (Xint3Cr) Field Descriptions; C28 External Interrupt 1 Counter Register (Xint1Ctr) Field Descriptions - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Table of Contents

Advertisement

System Control Registers
Table 1-90. C28 External Interrupt 3 Configuration Register (XINT3CR) Field Descriptions
Bit
Field
15-4
Reserved
3-2
POLARITY
1
Reserved
0
ENABLE

1.13.5.17 C28 External Interrupt 1 Counter Register (XINT1CTR)

Figure 1-80. C28 External Interrupt 1 Counter Register (XINT1CTR)
15
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 1-91. C28 External Interrupt 1 Counter Register (XINT1CTR) Field Descriptions
Bit
Field
15-0
INTCTR

1.13.5.18 C28 External Interrupt 2 Counter Register (XINT2CTR)

Figure 1-81. C28 External Interrupt 2 Counter Register (XINT2CTR)
15
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 1-92. C28 External Interrupt 2 Counter Register (XINT2CTR) Field Descriptions
Bit
Field
15-0
INTCTR
216
System Control and Interrupts
Value
Description
Reserved
C28 XINT3 Polarity
0,0
Interrupt is selected as negative edge triggered.
0,1
Interrupt is selected as positive edge triggered.
1,0
Interrupt is selected as negative edge triggered.
1,1
Interrupt is selected as positive or negative edge triggered.
Reserved
C28 XINT3 Enable
0
Interrupt disabled
1
Interrupt enabled
Value
Description
C28 XINT1 Counter
This is a free running 16-bit up-counter that is clocked at the C28SYSCLKOUT rate. The counter
value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until
the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY
edge as selected in the respective interrupt control register. When the interrupt is disabled, the
counter will stop. The counter is a free-running counter and will wrap around to zero when the max
value is reached. The counter is a read only register and can only be reset to zero by a valid
interrupt edge or by the C28 SYSRSN reset.
Value
Description
C28 XINT2 Counter
This is a free running 16-bit up-counter that is clocked at the C28SYSCLKOUT rate. The counter
value is reset to 0x0000 when a valid interrupt edge is detected and then continues counting until
the next valid interrupt edge is detected. The counter must only be reset by the selected POLARITY
edge as selected in the respective interrupt control register. When the interrupt is disabled, the
counter will stop. The counter is a free-running counter and will wrap around to zero when the max
value is reached. The counter is a read only register and can only be reset to zero by a valid
interrupt edge or by the C28 SYSRSN reset.
Copyright © 2012–2019, Texas Instruments Incorporated
INTCTR
R-0:0
INTCTR
R-0:0
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
0
0
Submit Documentation Feedback

Advertisement

Table of Contents
loading

Table of Contents