Pie Interrupt Sources And External Interrupts Xint1/Xint2/Xint3 - Texas Instruments Concerto F28M35 Series Technical Reference Manual

Exceptions and Interrupts Control
1.5.4.3 Interrupt Sources
Figure 1-7 shows how the various interrupt sources are multiplexed within the devices. This multiplexing
(MUX) scheme may not be exactly the same on all 28x devices. See the device data manual for details.
Figure 1-7. PIE Interrupt Sources and External Interrupts XINT1/XINT2/XINT3
INT1
to
INT12
C28
Core
INT13
INT14
NMI
1.5.4.3.1 Procedure for Handling Multiplexed Interrupts
The PIE module multiplexes eight peripheral and external pin interrupts into one CPU interrupt. These
interrupts are divided into 12 groups: PIE group 1 - PIE group 12. Each group has an associated enable
PIEIER and flag PIEIFR register. These registers are used to control the flow of interrupts to the CPU. The
PIE module also uses the PIEIER and PIEIFR registers to decode to which interrupt service routine the
CPU should branch.
106
System Control and Interrupts
WAKEINT
U
p
T
o
P 9
I 6
E
I
n
t
e
r
r
u
p
t
s
TINT1
TINT2
NMI Interrupt With Watchdog Function
Copyright © 2012–2019, Texas Instruments Incorporated
Sync
SYSCLKOUT
XINT1
Interrupt Control
XINT1 CR (15:0)
XINT1 CTR (15:0)
XINT2
Interrupt Control
XINT2CR(15:0)
XINT2CTR(15:0)
XINT3
Interrupt Control
XINT3CR(15:0)
XINT3CTR(15:0)
TINT0
CPU TIMER0
CPU TIMER1
CPU TIMER2
NMIRS
SPRUH22I – April 2012 – Revised November 2019
www.ti.com
Peripherals
WDINT
Watchdog
LPMINT
Low Power Modes
M
XINT1
U
X
GPTRIP4SEL(5:0)
M
XINT2
U
X
GPTRIPSEL(5:0)
M
XINT3
U
X
GPIO63. int
GPTRIPSEL(5:0)
TOUT1
Flash Wrapper
CPUTMR2CLK
System Control
Submit Documentation Feedback
GPIO0 .int
GPIO
Mux