ST STM32L4+ Series Reference Manual page 1632

Real-time clock (RTC) applied to STM32L4P5xx and STM32L4Q5xx only
Offset Register
RTC_ALRMAR
0x40
Reset value 0
RTC_
ALRMASSR
0x44
Reset value 0
RTC_ALRMBR
0x48
Reset value 0
RTC_
ALRMBSSR
0x4C
Reset value 0
RTC_SR
0x50
Reset value
RTC_MISR
0x54
Reset value
RTC_SCR
0x5C
Reset value
RTC_
ALRABINR
0x70
Reset value 0
RTC_
ALRBBINR
0x74
Reset value 0
Refer to
1632/2301
Table 326. RTC register map and reset values (continued)
DT
DU[3:0]
[1:0]
0 0 0 0 0 0 0 0
MASKSS
[5:0]
0 0 0 0 0 0
DT
DU[3:0]
[1:0]
0 0 0 0 0 0 0 0
MASKSS
[5:0]
0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
Section 2.2 on page 91
HT
HU[3:0] MNT[2:0]
[1:0]
0 0 0 0 0 0 0 0 0
0
HT
HU[3:0] MNT[2:0]
[1:0]
0 0 0 0 0 0 0 0 0
0
SS[31:0]
0 0 0 0 0 0 0 0 0
SS[31:0]
0 0 0 0 0 0 0 0 0
for the register boundary addresses.
RM0432 Rev 6
MNU[3:0] ST[2:0]
0 0 0 0 0 0 0 0 0
SS[14:0]
0 0 0 0 0 0 0 0 0
MNU[3:0] ST[2:0]
0 0 0 0 0 0 0 0 0
SS[14:0]
0 0 0 0 0 0 0 0 0
0 0
0 0
0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
RM0432
SU[3:0]
0 0 0 0 0
0 0 0 0 0
SU[3:0]
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0