Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 906

23.6.7 IDESCOR0—IDE Sector Count Out Register Device
0 Register (IDER—D22:F2)
Address Offset: 02h
Default Value:
This register is read by the HOST interface if DEV = 0. ME-Firmware writes to this
register at the end of a command of the selected device.
When the host writes to this address, the IDE Sector Count In Register (IDESCIR), this
register is updated.
Bit
7:0
23.6.8 IDESNOR0—IDE Sector Number Out Register
Device 0 Register (IDER—D22:F2)
Address Offset: 03h
Default Value:
This register is read by the Host if DEV = 0. ME-Firmware writes to this register at the
end of a command of the selected device.
When the host writes to the IDE Sector Number In Register (IDESNIR), this register is
updated with that value.
Bit
7:0
906
Intel® Management Engine Interface (MEI) Subsystem Registers (D22:F0)
00h
IDE Sector Count Out Dev0 (ISCOD0) — R/W. Sector Count register for Master
Device (that is, Device 0).
00h
IDE Sector Number Out DEV 0 (IDESNO0) — R/W. Sector Number Out register
for Master device.
Attribute: R/W
Size: 8 bits
Description
Attribute: R/W
Size: 8 bits
Description
Datasheet