Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 562

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

14.1.24
PC—PCI Power Management Capabilities Register
(SATA–D31:F2)
Address Offset: 72h
Default Value:
f
Bits
PME Support (PME_SUP) — RO.
00000 = If SCC = 01h, indicates no PME support in IDE mode.
15:11
01000 = If SCC is not 01h, in a non-IDE mode, indicates PME# can be generated from
10
D2 Support (D2_SUP) — RO. Hardwired to 0. The D2 state is not supported
9
D1 Support (D1_SUP) — RO. Hardwired to 0. The D1 state is not supported
Auxiliary Current (AUX_CUR) — RO. PME# from D3
8:6
therefore this field is 000b.
Device Specific Initialization (DSI) — RO. Hardwired to 0 to indicate that no device-
5
specific initialization is required.
4
Reserved
PME Clock (PME_CLK) — RO. Hardwired to 0 to indicate that PCI clock is not required to
3
generate PME#.
Version (VER) — RO. Hardwired to 011 to indicates support for Revision 1.2 of the PCI
2:0
Power Management Specification.
562
73h
See Register Description
the D3
state in the SATA host controller.
HOT
SATA Controller Registers (D31:F2)
Attribute:
RO
Size:
16 bits
Description
state is not supported,
COLD
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents