Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 29

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

23.4.1 H_CB_WW—Host Circular Buffer Write Window
(MEI MMIO Register) ............................................................................ 891
23.4.2 H_CSR—Host Control Status
(MEI MMIO Register) ............................................................................ 892
23.4.3 ME_CB_RW—ME Circular Buffer Read Window
(MEI MMIO Register) ............................................................................ 892
23.4.4 ME CSR_HA—ME Control Status Host Access
(MEI MMIO Register) ............................................................................ 893
23.5
IDE Function for Remote Boot and Installations
PT IDER Registers (IDER — D22:F2) .................................................................. 894
23.5.1 VID—Vendor Identification Register (IDER—D22:F2) ................................. 895
23.5.2 DID—Device Identification Register (IDER—D22:F2) ................................. 895
23.5.3 PCICMD— PCI Command Register (IDER—D22:F2) ................................... 895
23.5.4 PCISTS—PCI Device Status Register (IDER—D22:F2) ................................ 896
23.5.5 RID—Revision Identification Register (IDER—D22:F2) ............................... 896
23.5.6 CC—Class Codes Register (IDER—D22:F2)............................................... 896
23.5.7 CLS—Cache Line Size Register (IDER—D22:F2) ........................................ 896
23.5.8 PCMDBA—Primary Command Block IO Bar Register (IDER—D22:F2) ........... 897
23.5.9 PCTLBA—Primary Control Block Base Address Register (IDER—D22:F2) ....... 897
23.5.10SCMDBA—Secondary Command Block Base Address
Register (IDER—D22:F2)....................................................................... 897
23.5.11SCTLBA—Secondary Control Block base Address
Register (IDER—D22:F2)....................................................................... 898
23.5.12LBAR—Legacy Bus Master Base Address Register
(IDER—D22:F2) ................................................................................... 898
23.5.13SVID—Subsystem Vendor ID Register (IDER—D22:F2).............................. 898
23.5.14SID—Subsystem ID Register (IDER—D22:F2) .......................................... 898
23.5.15CAPP—Capabilities List Pointer Register
(IDER—D22:F2) ................................................................................... 899
23.5.16INTR—Interrupt Information Register
(IDER—D22:F2) ................................................................................... 899
23.5.17PID—PCI Power Management Capability ID Register
(IDER—D22:F2) ................................................................................... 899
23.5.18PC—PCI Power Management Capabilities Register
(IDER—D22:F2) ................................................................................... 900
23.5.19PMCS—PCI Power Management Control and Status
Register (IDER—D22:F2)....................................................................... 901
23.5.20MID—Message Signaled Interrupt Capability ID
Register (IDER—D22:F2)....................................................................... 901
23.5.21MC—Message Signaled Interrupt Message Control
Register (IDER—D22:F2)....................................................................... 902
23.5.22MA—Message Signaled Interrupt Message Address
Register (IDER—D22:F2)....................................................................... 902
23.5.23MAU—Message Signaled Interrupt Message Upper
Address Register (IDER—D22:F2)........................................................... 902
23.5.24MD—Message Signaled Interrupt Message Data
Register (IDER—D22:F2)....................................................................... 902
23.6
IDE BAR0 ....................................................................................................... 903
23.6.1 IDEDATA—IDE Data Register (IDER—D22:F2) .......................................... 904
23.6.2 IDEERD1—IDE Error Register DEV1
(IDER—D22:F2) ................................................................................... 904
23.6.3 IDEERD0—IDE Error Register DEV0
(IDER—D22:F2) ................................................................................... 904
23.6.4 IDEFR—IDE Features Register
(IDER—D22:F2) ................................................................................... 905
23.6.5 IDESCIR—IDE Sector Count In Register
(IDER—D22:F2) ................................................................................... 905
23.6.6 IDESCOR1—IDE Sector Count Out Register Device 1
Register (IDER—D22:F2)....................................................................... 905
23.6.7 IDESCOR0—IDE Sector Count Out Register Device
0 Register (IDER—D22:F2) .................................................................... 906
23.6.8 IDESNOR0—IDE Sector Number Out Register
Device 0 Register (IDER—D22:F2).......................................................... 906
23.6.9 IDESNOR1—IDE Sector Number Out Register
Device 1 Register (IDER—D22:F2).......................................................... 907
23.6.10IDESNIR—IDE Sector Number In Register Register
(IDER—D22:F2) ................................................................................... 907
Datasheet
29

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents