Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 711

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

®
Integrated Intel
High Definition Audio Controller Registers
17.1.2.4
OUTPAY—Output Payload Capability Register
®
(Intel
Memory Address:HDBAR + 04h
Default Value:
Bit
15:7
Reserved.
Output Payload Capability — RO. Hardwired to 3Ch indicating 60 word payload.
This field indicates the total output payload available on the link. This does not include
bandwidth used for command and control. This measurement is in 16-bit word
quantities per 48 MHz frame. The default link clock of 24.000 MHz (the data is double
pumped) provides 1000 bits per frame, or 62.5 words in total. 40 bits are used for
6:0
command and control, leaving 60 words available for data payload.
00h = 0 word
01h = 1 word payload.
.....
FFh = 256 word payload.
17.1.2.5
INPAY—Input Payload Capability Register
®
(Intel
Memory Address:HDBAR + 06h
Default Value:
Bit
15:7
Reserved.
Input Payload Capability — RO. Hardwired to 1Dh indicating 29 word payload.
This field indicates the total output payload available on the link. This does not include
bandwidth used for response. This measurement is in 16-bit word quantities per
48 MHz frame. The default link clock of 24.000 MHz provides 500 bits per frame, or
31.25 words in total. 36 bits are used for response, leaving 29 words available for data
6:0
payload.
00h = 0 word
01h = 1 word payload.
.....
FFh = 256 word payload.
Datasheet
High Definition Audio Controller—D27:F0)
003Ch
High Definition Audio Controller—D27:F0)
001Dh
Attribute:
RO
Size:
16 bits
Description
Attribute:
RO
Size:
16 bits
Description
711

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents