Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 833

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

Serial Peripheral Interface (SPI)
Table 21-2. Gigabit LAN SPI Flash Program Register Address Map
(GbE LAN Memory Mapped Configuration Registers) (Sheet 2 of 2)
MBARB +
Offset
96h–97h
98h–9Fh
A0h–DFh
21.4.1
GLFPR –Gigabit LAN Flash Primary Region Register
(GbE LAN Memory Mapped Configuration Registers)
Memory Address:
Default Value:
Bit
31:29
Reserved
GbE Flash Primary Region Limit (PRL)— RO. This specifies address bits 24:12 for
the Primary Region Limit.
28:16
The value in this register loaded from the contents in the Flash
Descriptor.FLREG3.Region Limit
15:13
Reserved
GbE Flash Primary Region Base (PRB) — RO. This specifies address bits 24:12 for
the Primary Region Base
12:0
The value in this register is loaded from the contents in the Flash
Descriptor.FLREG3.Region Base
21.4.2
HSFS—Hardware Sequencing Flash Status Register
(GbE LAN Memory Mapped Configuration Registers)
Memory Address:
Default Value:
Bit
Flash Configuration Lock-Down (FLOCKDN)— R/W. When set to 1, those Flash
Program Registers that are locked down by this FLOCKDN bit cannot be written. Once
15
set to 1, this bit can only be cleared by a hardware reset due to a global reset or host
partition reset in an Intel
Flash Descriptor Valid (FDV)— RO. This bit is set to a 1 if the Flash Controller read
the correct Flash Descriptor Signature.
14
If the Flash Descriptor Valid bit is not 1, software cannot use the Hardware Sequencing
registers, but must use the software sequencing registers. Any attempt to use the
Hardware Sequencing registers will result in the FCERR bit being set.
Flash Descriptor Override Pin Strap Status (FDOPSS)— RO. This bit indicates the
condition of the Flash Descriptor Security Override / Intel ME Debug Mode Pin-Strap.
13
0 = The Flash Descriptor Security Override / Intel ME Debug Mode strap is set using
1 = No override
12:6
Reserved
Datasheet
Mnemonic
OPTYPE
Opcode Type Configuration
OPMENU
Opcode Menu Configuration
Reserved
Reserved
MBARB + 00h
00000000h
MBARB + 04h
0000h
®
ME enabled system.
external pull-up on HDA_SDO
Register Name
Attribute:
Size:
Description
Attribute:
Size:
Description
Default
Access
0000h
00000000
00000000h
RO
32 bits
RO, R/WC, R/W
16 bits
833

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents