Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 766

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

19.1.16
MBL—Memory Base and Limit Register
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)
Address Offset: 20h–23h
Default Value:
Accesses that are within the ranges specified in this register will be sent to the attached
device if CMD.MSE (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04:bit 1) is set. Accesses
from the attached device that are outside the ranges specified will be forwarded to the
backbone if CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7:04:bit 2) is set. The
comparison performed is MB  AD[31:20]  ML.
Bit
Memory Limit (ML) — R/W. These bits are compared with bits 31:20 of the incoming
31:20
address to determine the upper 1-MB aligned value of the range.
19:16
Reserved
Memory Base (MB) — R/W. These bits are compared with bits 31:20 of the incoming
15:4
address to determine the lower 1-MB aligned value of the range.
3:0
Reserved
19.1.17
PMBL—Prefetchable Memory Base and Limit Register
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7)
Address Offset: 24h–27h
Default Value:
Accesses that are within the ranges specified in this register will be sent to the device if
CMD.MSE (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7;04, bit 1) is set. Accesses from the
device that are outside the ranges specified will be forwarded to the backbone if
CMD.BME (D28:F0/F1/F2/F3/F4/F5/F6/F7/F6/F7;04, bit 2) is set. The comparison
performed is
PMBU32:PMB  AD[63:32]:AD[31:20]  PMLU32:PML.
Bit
Prefetchable Memory Limit (PML) — R/W. These bits are compared with bits 31:20
31:20
of the incoming address to determine the upper 1-MB aligned value of the range.
19:16
64-bit Indicator (I64L) — RO. Indicates support for 64-bit addressing
Prefetchable Memory Base (PMB) — R/W. These bits are compared with bits 31:20
15:4
of the incoming address to determine the lower 1-MB aligned value of the range.
3:0
64-bit Indicator (I64B) — RO. Indicates support for 64-bit addressing
766
00000000h
00010001h
PCI Express* Configuration Registers
Attribute:
R/W
Size:
32 bits
Description
Attribute:
R/W, RO
Size:
32 bits
Description
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents