Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 595

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

SATA Controller Registers (D31:F2)
14.4.1.5
VS—AHCI Version (D31:F2)
Address Offset: ABAR + 10h–13h
Default Value:
This register indicates the major and minor version of the AHCI specification. It is BCD
encoded. The upper two bytes represent the major version number, and the lower two
bytes represent the minor version number. Example: Version 3.12 would be
represented as 00030102h. The current version of the specification is 1.30
(00010300h).
Bit
31:16
15:0
14.4.1.6
EM_LOC—Enclosure Management Location Register (D31:F2)
Address Offset: ABAR + 1Ch–1Fh
Default Value:
This register identifies the location and size of the enclosure management message
buffer. This register is reserved if enclosure management is not supported (that is,
CAP.EMS = 0).
Bit
31:16
15:0
Datasheet
00010300h
Major Version Number (MJR) — RO. Indicates the major version is 1
Minor Version Number (MNR) — RO. Indicates the minor version is 30.
01600002h
Offset (OFST) — RO. The offset of the message buffer in Dwords from the beginning
of the ABAR.
Buffer Size (SZ) — RO. Specifies the size of the transmit message buffer area in
Dwords. The PCH SATA controller only supports transmit buffer.
A value of 0 is invalid.
Attribute:
RO
Size:
32 bits
Description
Attribute:
RO
Size:
32 bits
Description
595

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents