Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 897

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

Intel® Management Engine Interface (MEI) Subsystem Registers (D22:F0)
23.5.8
PCMDBA—Primary Command Block IO Bar Register
(IDER—D22:F2)
Address Offset: 10–13h
Default Value:
Bit
31:16
15:3
2:1
0
23.5.9
PCTLBA—Primary Control Block Base Address Register
(IDER—D22:F2)
Address Offset: 14–17h
Default Value:
Bit
31:16
15:2
1
0
23.5.10
SCMDBA—Secondary Command Block Base Address
Register (IDER—D22:F2)
Address Offset: 18–1Bh
Default Value:
Bit
31:16
15:3
2:1
0
Datasheet
00000001h
Reserved
Base Address (BAR)—R/W Base Address of the BAR0 I/O space (8 consecutive I/O
locations).
Reserved
Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space.
00000001h
Reserved
Base Address (BAR)—R/W. Base Address of the BAR1 I/O space (4 consecutive I/O
locations)
Reserved
Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space
00000001h
Reserved
Base Address (BAR)—R/W. Base Address of the I/O space (8 consecutive I/O
locations).
Reserved
Resource Type Indicator (RTE)—RO. This bit indicates a request for I/O space.
Attribute:
RO, R/W
Size:
32 bits
Description
Attribute:
RO, R/W
Size:
32 bits
Description
Attribute:
RO, R/W
Size:
32 bits
Description
897

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents