Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 591

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

SATA Controller Registers (D31:F2)
Bit
18
17
16
15
14
13
12:8
7
6
5
4:0
Datasheet
Supports AHCI Mode Only (SAM) — RO. The SATA controller may optionally
support AHCI access mechanism only.
0 = SATA controller supports both IDE and AHCI Modes
1 = SATA controller supports AHCI Mode Only
Supports Port Multiplier (PMS) — R/WO. The PCH SATA controller does not
support Port Multipliers. BIOS must clear this bit by writing a 0 to this field.
Reserved
PIO Multiple DRQ Block (PMD) — RO. Hardwired to 1. The SATA controller supports
PIO Multiple DRQ Command Block
Slumber State Capable (SSC) — R/WO. When set to 1, the SATA controller
supports the slumber state.
Partial State Capable (PSC) — R/WO. When set to 1, the SATA controller
supports the partial state.
Number of Command Slots (NCS) — RO. Hardwired to 1Fh to indicate support
for 32 slots.
Command Completion Coalescing Supported (CCCS) — R/WO.
0 = Command Completion Coalescing Not Supported
1 = Command Completion Coalescing Supported
Enclosure Management Supported (EMS) — R/WO.
0 = Enclosure Management Not Supported
1 = Enclosure Management Supported
Supports External SATA (SXS) — R/WO.
0 = External SATA is not supported on any ports
1 = External SATA is supported on one or more ports
When set, SW can examine each SATA port's Command Register (PxCMD) to
determine which port is routed externally.
Number of Ports (NPS) — RO. Indicates number of supported ports. Note that
the number of ports indicated in this field may be more than the number of ports
indicated in the PI (ABAR + 0Ch) register.
Field value dependent on number of ports available in a given SKU. See
for details.
Description
Section 1.3
591

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents