Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 509

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

LPC Interface Bridge Registers (D31:F0)
Bit
1
0
13.8.1.3
GEN_PMCON_3—General PM Configuration 3 Register
(PM—D31:F0)
Offset Address: A4h
Default Value:
Lockable:
Bit
15
14
13
Datasheet
SYS_PWROK Failure (SYSPWR_FLR) — R/WC.
0 = This bit will be cleared only be software writing a 1 back to the bit or by SUS well
power loss.
1 = This bit will be set any time SYS_PWROK drops unexpectedly when the system was
in S0 or S1 state.
PWROK Failure (PWROK_FLR) — R/WC.
0 = This bit will be cleared only be software writing a 1 back to the bit or by SUS well
power loss.
1 = This bit will be set any time PWROK goes low when the system was in S0 or S1
state.
NOTE: See
Chapter 5.13.10.3
4206h
No
PME B0 S5 Disable (PME_B0_S5_DIS)— R/W. When set to 1, this bit blocks
wake events from PME_B0_STS in S5, regardless of the state of PME_B0_EN.
When cleared (default), wake events from PME_B0_STS are allowed in S5 if
PME_B0_EN = 1.
Wakes from power states other than S5 are not affected by this policy bit.
The net effect of setting PME_B0_S5_DIS = '1' is described by the truth table
below:
Y = Wake; N = Don't wake; B0 = PME_B0_EN; OV = WOL Enable Override
B0/OV
S1/S3/S4
00
N
01
N
11
Y (all PME B0 sources)
10
Y (all PME B0 sources)
This bit is cleared by the RTCRST# pin.
SUS Well Power Failure (SUS_PWR_FLR) — R/WC.
0 = Software writes a 1 to this bit to clear it.
1 = This bit is set to '1' whenever SUS well power is lost, as indicated by RSMRST#
assertion.
This bit is in the SUS well, and defaults to '1' based on RSMRST# assertion (not
cleared by any type of reset).
WOL Enable Override (WOL_EN_OVRD) — R/W.
0 = WOL policies are determined by PMEB0 enable bit and appropriate LAN status
bits
1 = Enable appropriately configured integrated LAN to wake the system in S5 only
regardless of the value in the PME_B0_EN bit in the GPE0_EN register.
This bit is cleared by the RTCRST# pin.
Description
for more details about the PWROK pin functionality.
Attribute:
Size:
Usage:
Power Well:
Description
S5
N
Y (LAN only)
Y (LAN only)
N
R/W, R/WC
16-bit
ACPI, Legacy
RTC, SUS
509

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents