Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 434

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

Table 12-1. Gigabit LAN Configuration Registers Address Map
(Gigabit LAN —D25:F0) (Sheet 2 of 2)
Offset
CFh
D0h–D1h
D2h–D3h
D4h–D7h
D8h–DBh
DCh–DDh
E0h–E1h
E2h–E3h
E4h–E5h
12.1.1
VID—Vendor Identification Register
(Gigabit LAN—D25:F0)
Address Offset: 00h
Default Value:
Bit
Vendor ID — RO. This is a 16-bit value assigned to Intel. The field may be auto-loaded
15:0
from the NVM at address 0Dh during init time depending on the "Load Vendor/Device
ID" bit field in NVM word 0Ah with a default value of 8086h.
12.1.2
DID—Device Identification Register
(Gigabit LAN—D25:F0)
Address Offset: 02h–03h
Default Value:
Bit
Device ID — RO. This is a 16-bit value assigned to the PCH Gigabit LAN controller. The
15:0
field may be auto-loaded from the NVM word 0Dh during initialization time depending
on the "Load Vendor/Device ID" bit field in NVM word 0Ah.
434
Mnemonic
Register Name
DR
Data Register
CLIST2
Capabilities List 2
MCTL
Message Control
MADDL
Message Address Low
MADDH
Message Address High
MDAT
Message Data
FLRCAP
Function Level Reset Capability
Function Level Reset Capability
FLRCLV
Length and Value
DEVCTRL
Device Control
01h
8086h
See bit description
Gigabit LAN Configuration Registers
Default
See register
description
See register
description
See register
description
See register
description
See register
description
Attribute:
RO
Size:
16 bits
Description
Attribute:
RO
Size:
16 bits
Description
Type
RO
E005h
R/WO, RO
0080h
R/W, RO
R/W
R/W
R/W
0009h
RO
R/WO, RO
0000h
R/W, RO
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents