Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 862

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

22.2.15
TT — Thermal Throttling
Offset Address: TBARB+6Ch
Default Value:
Bit
31:0
22.2.16
PHL — PCH Hot Level
Offset Address: TBARB+70h
Default Value:
Bit
7:0
22.2.17
TSPIEN—Thermal Sensor PCI Interrupt Enable
Offset Address: TBARB+82h
Default Value:
This register controls the conditions that result in PCI interrupts to be signalled from
Thermal Sensor trip events. Software (device driver) needs to ensure that it can
support PCI interrupts, even though BIOS may enable PCI interrupt capability through
this register.
Bit
7
6
5
4
862
00000000h
BIOS must program this field to 05201B16h
00h
PCH Hot Level (PHL)— R/W.
When temperature reading in Thermal Sensor Thermometer Read (TSTR) is less than
PHL programmed here, this will assert PCHHOT# (active low). (Note that TSTR reading
of 00h is the hottest temperature and 7Fh is the lowest temperature.)
Default state for this register is PHL disabled (00h). For utilizing the PCHHOT#
functionality, a soft strap has to be configured and BIOS programs this PHL value.
Please refer to the SPI Flash Programming Guide Application Note and Intel ME FW
collaterals for information on enabling PCHHOT#.
00h
Auxiliary2 High-to-Low Enable — R/W.
0 = Corresponding status bit does not result in PCI interrupt.
1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal
Error Status Register.
Catastrophic High-to-Low Enable — R/W.
0 = Corresponding status bit does not result in PCI interrupt.
1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal
Error Status Register.
Hot High-to-Low Enable — R/W.
0 = Corresponding status bit does not result in PCI interrupt.
1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal
Error Status Register.
Auxiliary High-to-Low Enable — R/W.
0 = Corresponding status bit does not result in PCI interrupt.
1 = PCI interrupt is signaled when the corresponding status bit is set in the Thermal
Error Status Register.
Thermal Sensor Registers (D31:F6)
Attribute:
R/W
Size:
32 bit
Description
Attribute:
R/W
Size:
8 bit
Description
Attribute:
R/W
Size:
8 bit
Description
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents