Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 824

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

21.1.20
PREOP—Prefix Opcode Configuration Register
(SPI Memory Mapped Configuration Registers)
Memory Address:
Default Value:
Bit
Prefix Opcode 1— R/W. Software programs an SPI opcode into this field that is
15:8
permitted to run as the first command in an atomic cycle sequence.
Prefix Opcode 0 — R/W. Software programs an SPI opcode into this field that is
7:0
permitted to run as the first command in an atomic cycle sequence.
NOTE: This register is not writable when the Flash Configuration Lock-Down bit (SPIBAR +
04h:15) is set.
21.1.21
OPTYPE—Opcode Type Configuration Register
(SPI Memory Mapped Configuration Registers)
Memory Address:
Default Value:
Entries in this register correspond to the entries in the Opcode Menu Configuration
register.
Note:
The definition below only provides write protection for opcodes that have addresses
associated with them. Therefore, any erase or write opcodes that do not use an address
should be avoided (for example, "Chip Erase" and "Auto-Address Increment Byte
Program")
Bit
15:14
Opcode Type 7 — R/W. See the description for bits 1:0
13:12
Opcode Type 6 — R/W. See the description for bits 1:0
11:10
Opcode Type 5 — R/W. See the description for bits 1:0
9:8
Opcode Type 4 — R/W. See the description for bits 1:0
7:6
Opcode Type 3 — R/W. See the description for bits 1:0
5:4
Opcode Type 2 — R/W. See the description for bits 1:0
3:2
Opcode Type 1 — R/W. See the description for bits 1:0
Opcode Type 0 — R/W. This field specifies information about the corresponding
Opcode 0. This information allows the hardware to 1) know whether to use the address
field and 2) provide BIOS and Shared Flash protection capabilities. The encoding of the
two bits is:
1:0
00 = No address associated with this Opcode; Read cycle type
01 = No address associated with this Opcode; Write cycle type
10 = Address required; Read cycle type
11 = Address required; Write cycle type
NOTE: This register is not writable when the SPI Configuration Lock-Down bit (SPIBAR + 00h:15)
is set.
824
SPIBAR + 94h
0000h
Description
SPIBAR + 96h
0000h
Description
Serial Peripheral Interface (SPI)
Attribute:
R/W
Size:
16 bits
Attribute:
R/W
Size:
16 bits
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents