Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 870

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

23.1.5
RID—Revision Identification Register
(MEI—D22:F0)
Offset Address: 08h
Default Value:
Bit
Revision ID — RO. See the Intel
7:0
of the RID Register.
23.1.6
CC—Class Code Register
(MEI—D22:F0)
Address Offset: 09h
Default Value:
Bit
23:16
15:8
7:0
23.1.7
HTYPE—Header Type Register
(MEI—D22:F0)
Address Offset: 0Eh
Default Value:
Bit
7
6:0
870
Intel® Management Engine Interface (MEI) Subsystem Registers (D22:F0)
See bit description
0Bh
078000h
Base Class Code (BCC) — RO. Indicates the base class code of the Intel MEI device.
Sub Class Code (SCC) — RO. Indicates the sub class code of the Intel MEI device.
Programming Interface (PI) — RO. Indicates the programming interface of the Intel
MEI device.
80h
Multi-Function Device (MFD) — RO. Indicates the Intel MEI host controller is part of
a multifunction device.
Header Layout (HL) — RO. Indicates that the Intel MEI uses a target device layout.
Attribute:
Size:
Description
®
6 Series Chipset Specification Update for the value
Attribute:
Size:
Description
Attribute:
Size:
Description
RO
8 bits
RO
24 bits
RO
8 bits
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents