Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 694

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

17.1.1.24
PC—Power Management Capabilities Register
®
(Intel
Address Offset: 52h–53h
Default Value:
Bit
PME Support — RO. Hardwired to 11001b. Indicates PME# can be generated from D3
15:11
and D0 states.
10
D2 Support — RO. Hardwired to 0. Indicates that D2 state is not supported.
9
D1 Support —RO. Hardwired to 0. Indicates that D1 state is not supported.
Aux Current — RO. Hardwired to 001b. Reports 55 mA maximum suspend well current
8:6
required when in the D3
Device Specific Initialization (DSI) — RO. Hardwired to 0. Indicates that no device
5
specific initialization is required.
4
Reserved
3
PME Clock (PMEC) — RO. Does not apply. Hardwired to 0.
Version — RO. Hardwired to 010b. Indicates support for version 1.1 of the PCI Power
2:0
Management Specification.
17.1.1.25
PCS—Power Management Control and Status Register
®
(Intel
Address Offset: 54h–57h
Default Value:
Function Level Reset: No
Bit
31:24
Data — RO. Does not apply. Hardwired to 0.
23
Bus Power/Clock Control Enable — RO. Does not apply. Hardwired to 0.
22
B2/B3 Support — RO. Does not apply. Hardwired to 0.
21:16
Reserved.
PME Status (PMES) — R/WC.
0 = Software clears the bit by writing a 1 to it.
1 = This bit is set when the Intel
15
This bit is in the resume well and is cleared by a power-on reset. Software must not
make assumptions about the reset state of this bit and must set it appropriately.
14:9
Reserved
PME Enable (PMEE) — R/W.
0 = Disable
1 = When set and if corresponding PMES also set, the Intel
8
This bit is in the resume well and is cleared on a power-on reset. Software must not
make assumptions about the reset state of this bit and must set it appropriately.
7:2
Reserved
694
High Definition Audio Controller—D27:F0)
C842h
COLD
High Definition Audio Controller—D27:F0)
00000000h
assert the PME# signal independent of the state of the PME_EN bit (bit 8 in this
register).
controller sets the PME_B0_STS bit in the GPE0_STS register (PMBASE +28h).
®
Integrated Intel
High Definition Audio Controller Registers
Attribute:
Size:
Description
state.
Attribute:
Size:
Description
®
High Definition Audio controller would normally
RO
16 bits
RO, R/W, R/WC
32 bits
®
High Definition Audio
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents