PAL_VM_SUMMARY
PAL_VM_SUMMARY – Get Virtual Memory Summary Information (8)
Returns summary information about the virtual memory characteristics of the processor
Purpose:
implementation.
Static Registers Only
Calling Conv:
Physical and Virtual
Mode:
Not dependent
Buffer:
Arguments:
Argument
index
Reserved
Reserved
Reserved
Returns:
Return Value
status
vm_info_1
vm_info_2
Reserved
Status:
Status Value
0
-2
-3
The vm_info_1 return is an 8-byte quantity in the following format:
Description:
Figure 11-48. Layout of vm_info_1 Return Value
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
hash_tag_id
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
num_tc_levels
• vw
1-bit flag indicating whether a hardware TLB walker is implemented (1 =
–
walker present).
• phys_add_size
address implemented.
• key_size
PKR.key field.
• max_pkr
PKRs-1).
• hash_tag_id
and tag algorithm.
• max_dtr_entry
register index (number of dtr entries - 1).
• max_itr_entry
translation register index (number of itr entries - 1).
• num_unique_tcs
implemented. This is a maximum of 2*num_tc_levels.
• num_tc_levels
The vm_info_2 return is an 8-byte quantity in the following format:
2:468
Description
Index of PAL_VM_SUMMARY within the list of PAL procedures.
0
0
0
Description
Return status of the PAL_VM_SUMMARY procedure.
8-byte formatted value returning global virtual memory information.
8-byte formatted value returning global virtual memory information.
0
Description
Call completed without error.
Invalid argument
Call completed with error.
max_pkr
num_unique_tcs
Unsigned 7-bit integer denoting the number of bits of physical
–
Unsigned 8-bit integer denoting the number of bits implemented in the
–
Unsigned 8-bit integer denoting the maximum PKR index (number of
–
Unsigned 8-bit integer which uniquely identifies the processor hash
–
Unsigned 8 bit integer denoting the maximum data translation
–
Unsigned 8 bit integer denoting the maximum instruction
–
Unsigned 8-bit integer denoting the number of unique TCs
–
Unsigned 8-bit integer denoting the number of TC levels.
–
8
7
6
5
key_size
phys_add_size
max_itr_entry
max_dtr_entry
Volume 2, Part 1: Processor Abstraction Layer
4
3
2
1
0
vw
Need help?
Do you have a question about the ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 and is the answer not in the manual?
Questions and answers