Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 635

PAL_CACHE_WRITE
To guarantee correct behavior for this procedure, it is required that there shall be no
RSE activity that may cause cache side effects.
Volume 2, Part 1: Processor Abstraction Layer 2:387