Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 605

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

a. Calling this procedure may affect resources on multiple processors. Please refer to implementation-specific reference manuals
for details.
Table 11-53.PAL Processor Self Test Procedures
Procedure
a
PAL_CACHE_LINE_INIT
PAL_CACHE_READ
a
PAL_CACHE_WRITE
PAL_TEST_INFO
a
PAL_TEST_PROC
a. Calling this procedure may affect resources on multiple processors. Please refer to implementation-specific reference manuals
for details.
Table 11-54.PAL Support Procedures
Procedure
PAL_COPY_INFO
PAL_COPY_PAL
a
PAL_MEMORY_BUFFER
a
PAL_PMI_ENTRYPOINT
a. Calling this procedure may affect resources on multiple processors. Please refer to implementation-specific reference manuals
for details.
Table 11-55.PAL Virtualization Support Procedures
Procedure
PAL_VP_CREATE
PAL_VP_ENV_INFO
PAL_VP_EXIT_ENV
PAL_VP_INFO
PAL_VP_INIT_ENV
PAL_VP_REGISTER
PAL_VP_RESTORE
Volume 2, Part 1: Processor Abstraction Layer
Idx
Class
Conv.
Mode
31
Req.
Static
Phys.
259 Opt.
Stacked
Phys.
260 Opt.
Stacked
Phys.
37
Req.
Static
Phys.
258 Req.
Stacked
Phys.
Idx
Class
Conv.
Mode
30
Req.
Static
Phys.
256 Req.
Stacked
Phys.
277 Opt.
Stacked
Phys.
32
Req.
Static
Phys.
Idx
Class
Conv.
Mode
265 Opt.
Stacked
Virt.
266 Opt.
Stacked
Virt.
267 Opt.
Stacked
Virt.
50
Opt.
Static
Phys.
268 Opt.
Stacked
Virt.
269 Opt.
Stacked
Virt.
270 Opt.
Stacked
Virt.
Buffer
Description
No
Initialize tags and data of a cache line for
processor testing.
No
Read tag and data of a cache line for diagnostic
testing.
No
Write tag and data of a cache for diagnostic
testing.
No
Returns alignment and size requirements
needed for the memory buffer passed to the
PAL_TEST_PROC procedure as well as
information on self-test control words for the
processor self tests.
No
Perform late processor self test.
Buffer
Description
No
Return information needed to relocate PAL
procedures and PAL PMI code to memory.
No
Relocate PAL procedures and PAL PMI code to
memory.
No
Provides cacheable memory to PAL for
exclusive use during runtime.
No
Register PMI memory entrypoints with
processor.
Buffer
Description
Dep.
Initializes a new VPD for the operation of a new
virtual processor in the virtual environment.
Dep.
Returns the parameters needed to enter a
virtual environment.
Dep.
Allows a logical processor to exit a virtual
environment.
No
Returns information about virtual processor
features.
Dep.
Allows a logical processor to enter a virtual
environment.
Dep.
Register a different host IVT for the virtual
processor.
Dep.
Restore virtual processor state on the logical
processor.
2:357

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents