Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 670

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

PAL_MC_ERROR_INJECT
Table 11-95. err_type_info
Field
mode
err_inj
err_sev
err_struct
struct_hier
Reserved
Impl_Spec
If query mode is selected through the mode bit in the err_type_info parameter, the
return value in the capabilities vector indicates which error injection types are
individually supported on the underlying implementation for the corresponding values
of err_struct, struct_hier and err_sev fields in err_type_info. The caller is expected to iterate
through all combinations of err_inj, err_sev, err_struct, and struct_hier to determine the full
extent of individual error injection types supported by the underlying implementation.
The capabilities vector does not indicate which combinations of error injection inputs
from err_struct_info are supported by the implementation. For example, if an
implementation supports tag error injection only for instruction caches and data error
injection only for data caches, this cannot be determined by the capabilities vector. In
this instance, the capabilities vector will report i=1, d=1, tag=1, data=1, indicating that
the error injection is supported individually for instruction and data caches, and for tag
and data fields, but not indicating which combinations of i, d, tag, and data are
2:422
Bits
2:0
Indicates the mode of operation for this procedure:
0 – Query mode
1 – Error inject mode (err_inj should also be specified)
2 – Cancel outstanding trigger. All other fields in err_type_info, err_struct_info and
err_data_buffer are ignored.
All other values are reserved.
5:3
Indicates the mode of error injection:
0 – Error inject only (no error consumption)
1 – Error inject and consume
All other values are reserved.
7:6
Indicates the severity desired for error injection/query. Definitions of the different error
severity types is given in
0 – Corrected error
1 – Recoverable error
2 – Fatal error
3 – Reserved
12:8
Indicates the structure identification for error injection/query:
0 - Any structure (cannot be used during query mode). When selected, the structure type
used for error injection is determined by PAL.
1 – Cache
2 – TLB
3 – Register file
4 – Bus/System interconnect
5-15 – Reserved
16-31 – Processor specific error injection capabilities. err_data_buffer is used to specify
error types. Please refer to the processor specific documentation for additional details.
15:13 Indicates the structure hierarchy for error injection/query:
0 - Any level of hierarchy (cannot be used during query mode). When selected, the
structure hierarchy used for error injection is determined by PAL.
1 – Error structure hierarchy level-1
2 – Error structure hierarchy level-2
3 – Error structure hierarchy level-3
4 – Error structure hierarchy level-4
All other values are reserved.
47:16 Reserved
63:48 Processor specific error injection capabilities. Please refer to processor specific
documentation for additional details.
Description
Section 11.8, "PAL Glossary" on page
Volume 2, Part 1: Processor Abstraction Layer
2:350.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents