Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 711

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

• test_phase defines which phase of the processor self-tests are requested to be run.
A value of zero indicates to run phase two of the processor self-tests. Phase two of
the processor self-tests are ones that require external memory to execute correctly.
A value of one indicates to run phase one of the processor self-tests. Phase one of
the processor self-tests are tests run during PALE_RESET and do not depend on
external memory to run correctly. When the caller requests to have phase one of
the processor self-test run via this procedure call, a memory buffer may be needed
to save and restore state as required by the PAL calling conventions. The procedure
PAL_TEST_INFO informs the caller about the requirements of the memory buffer.
The test_params input argument specifies which memory attributes are allowed to be
used with the memory buffer passed to this procedure as well as the self-test control
word. The self-test control word test_control controls the runtime and coverage of the
processor self-test phase specified in the test_phase parameter.
Figure 11-45. Layout of test_param Argument
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
• attributes specifies the memory attributes that are allowed to be used with the
memory buffer passed to this procedure. The attributes parameter is a vector
where each bit represents one of the virtual memory attributes defined by the
architecture. The bit field position corresponds to the numeric memory attribute
encoding defined in
required to support the cacheable attribute for the memory buffer, otherwise an
invalid argument will be returned.
• test_control is the self-test control word corresponding to the test_phase passed.
This test_control directs the coverage and runtime of the processor self-tests
specified by the test_phase input argument. Information about the self-test control
word can be found in
and information on if this feature is implemented and the number of bits supported
can be obtained by the PAL_TEST_INFO procedure call. If this feature is
implemented by the processor, the caller can selectively skip parts of the processor
self-test by setting test_control bits to a one. If a bit has a zero, this test will be
run. The values in the unimplemented bits are ignored. If PAL_TEST_INFO indicated
that the self-test control word is not implemented, this procedure will return with
an invalid argument status if the caller sets any of the test_control bits.
PAL_TEST_PROC will classify the processor after the self-test in one of four states:
CATASTROPHIC FAILURE, FUNCTIONALLY RESTRICTED, PERFORMANCE RESTRICTED,
or HEALTHY. These processor self-test states are described in
page
2:293. If PAL_TEST_PROC returns in the FUNCTIONALLY RESTRICTED or
PERFORMANCE RESTRICTED states the self-test_status return value can provide
additional information regarding the nature of the failure. In the case of a
CATASTROPHIC FAILURE, the procedure does not return.
The procedure will only perform memory accesses to the buffer passed to it using the
memory attributes indicated in the attributes bit-field. The caller must ensure that the
memory region passed to the procedure is in a coherent state.
PAL_TEST_PROC may modify PSR bits or system registers as necessary to test the
processor. These bits or registers must be restored upon exit from PAL_TEST_PROC
Volume 2, Part 1: Processor Abstraction Layer
test_control
test_control
Section 4.4, "Memory Attributes" on page
Section 11.2.3, "PAL Self-test Control Word" on page 2:295
PAL_TEST_PROC
8
7
6
5
reserved
attributes
2:75. The caller is
Figure 11-9 on
4
3
2
1
0
2:463

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents