Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 702

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

PAL_REGISTER_INFO
PAL_REGISTER_INFO – Return Information about Implemented
Processor Registers (39)
Returns information about implemented Application and Control Registers.
Purpose:
Static Registers Only
Calling Conv:
Physical or Virtual
Mode:
Not dependent
Buffer:
Arguments:
Argument
index
info_request
Reserved
Reserved
Returns:
Return Value
status
reg_info_1
reg_info_2
Reserved
Status:
Status Value
0
-2
-3
This procedure is called to obtain information about the implementation of Application
Registers and Control Registers.
for each request.
Table 11-114. info_request Return Value
info_request
0
1
2
3
All others
2:454
Description
Index of PAL_REGISTER_INFO within the list of PAL procedures.
Unsigned 64-bit integer denoting what register information is requested.
0
0
Description
Return status of the PAL_REGISTER_INFO procedure.
64-bit vector denoting information for registers 0-63. Bit 0 is register 0, bit 63 is register 63.
64-bit vector denoting information for registers 64-127. Bit 0 is register 64, bit 63 is register
127.
0
Description
Call completed without error
Invalid argument
Call completed with error
Table 11-114
A 0-bit in the return vector indicates that the corresponding Application Register is not
implemented, a 1-bit in the return vector indicates that the corresponding Application
Register is implemented.
A 0-bit in the return vector indicated that the corresponding Application Register can be read
without side effects, a 1-bit in the return vector indicated that the corresponding Application
registers may cause side effects when read.
A 0-bit in the return vector indicates that the corresponding Control Register is not
implemented, a 1-bit in the return vector indicates that the corresponding Control Register is
implemented.
A 0-bit in the return vector indicated that the corresponding Control Register can be read
without side effects, a 1-bit in the return vector indicated that the corresponding Control
Register may cause side effects when read.
Reserved.
shows the information that is returned
Meaning of Return Bit Vector
Volume 2, Part 1: Processor Abstraction Layer

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents