Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 659

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

Table 11-86. info_index Values
info_index
0
1
2
All other values of info_index are reserved. When info_index is equal to 0 or 1, the
level_index and err_type_index input values are ignored. When info_index is equal to
2, the level_index and err_type_index define the format of the error_info return value.
The caller is expected to first make this procedure call with info_index equal to zero to
obtain the processor error map. This error map informs the caller about the processor
core identification, the processor thread identification and indicates which structure(s)
caused the machine check. If more than one structure generated a machine check,
multiple structure bits will be set. The caller then uses this information to make
sub-sequent calls to this procedure for each structure identified in the processor error
map to obtain detailed error information.
The level_index input argument specifies which processor core, processor thread and
structure for which information is being requested. See
the definition of the level_index fields. This procedure call can only return information
about one processor structure at a time. The caller is responsible for ensuring that only
one structure bit in the level_index input argument is set at a time when retrieving
information, otherwise the call will return that an invalid argument was passed.
Figure 11-19. level_index Layout
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
erf
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
Volume 2, Part 1: Processor Abstraction Layer
Error Information Type
Processor Error Map
Processor State Parameter
Structure-specific Error Information
ebh
edt
eit
PAL_MC_ERROR_INFO
Description
This info_index value will return the processor
error map. This return value specifies the
processor core identification, the processor
thread identification, and a bit-map indicating
which structure(s) of the processor generated the
machine check. This bit-map has the same layout
as the level_index. A one in the structure bit-map
indicates that there is error information available
for the structure. The layout of the level_index is
described in
Figure 11-19, "level_index Layout"
on page
2:411.
This info_index value will return the same
processor state parameter that is passed at the
PALE_CHECK exit state for a machine check
event (provided a valid min-state save area has
been registered) or will construct a processor
state parameter for a corrected machine check
events. This parameter describes the severity of
the error and the validity of the processor state
when the machine check or CMCI occurred. This
procedure will not return a valid PSP for INIT
events. The Processor State Parameter is
described in
Figure 11-11, "Processor State
Parameter," on page
2:299.
This info_index value will return error information
specific to a processor structure. The structure is
specified by the caller using the level_index and
err_type_index input parameters. The value
returned in error_info is specific to the structure
and type of information requested.
Table 11-87 on page 2:412
8
7
6
edc
eic
tid
for
5
4
3
2
1
0
cid
2:411

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents