Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 625

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

PAL_CACHE_LINE_INIT – Initialize a Data Cache Line (31)
Initializes the tags and data of a data or unified cache line of a processor controlled
Purpose:
cache to known values without the availability of backing memory.
Static
Calling Conv:
Physical
Mode:
Not dependent
Buffer:
Arguments:
Argument
index
address
data_value
Reserved
Returns:
Return Value
status
Reserved
Reserved
Reserved
Status:
Status Value
0
-2
-3
A line in the data or unified cache is initialized to the values passed in the arguments of
Description:
this procedure. The physical page number of the line is derived from the address value
passed. The tags of the line are set to Private, Dirty, and Valid. The cache line is
initialized using data_value repeated until it fills the line. This procedure replicates
data_value to a size equal to the largest line size in the processor-controlled cache
hierarchy.
This procedure call cannot be used where coherency is required.
Volume 2, Part 1: Processor Abstraction Layer
Description
Index of PAL_CACHE_LINE_INIT within the list of PAL procedures.
Unsigned 64-bit integer value denoting the physical address from which the physical page
number is to be generated. The address must be an implemented physical address, bit 63
must be zero.
64-bit data value which is used to initialize the cache line.
0
Description
Return status of the PAL_CACHE_LINE_INIT procedure.
0
0
0
Description
Call completed without error
Invalid argument
Can not complete call without error
PAL_CACHE_LINE_INIT
2:377

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents