Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 598

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

1. Read synchronization – When a specific acceleration is enabled, after
interruptions and intercepts that occur when PSR.vm was 1, the VMM must
invoke PAL_VPS_SYNC_READ to synchronize the related resources before reading
their values from the VPD.
2. Write synchronization – When a specific acceleration is enabled, the VMM must
invoke PAL_VPS_SYNC_WRITE to synchronize the related resources after
modifying their values in the VPD and before resuming the virtual processor.
For details on PAL_VPS_SYNC_READ and PAL_VPS_SYNC_WRITE, see
"PAL Virtualization Service Specifications" on page
Read and/or write synchronizations are required only if the specific acceleration is
enabled. For the resources that require synchronizations if the acceleration is enabled,
failure to perform the proper synchronizations will result in undefined processor
behavior
The synchronization requirements of the related resources for each acceleration are
described in the corresponding sections for each acceleration in
"Virtualization Accelerations" on page
No synchronization is required for any of the virtualization disables.
11.8
PAL Glossary
Corrected Error
All errors of this type are corrected by the platform or processor in either hardware or
firmware. This severity is for logging purposes only. There is no architectural damage
caused by the detecting and reporting functions. Corrected errors require no operating
system intervention to correct the error.
Corrected Machine Check (CMC)
A corrected machine check is a machine check that as been successfully corrected by
hardware and/or firmware. Information about the cause of the error is recorded, and an
interrupt is set to allow the Operating System software to examine and diagnose the
error. Return is controlled to the program executing at the time of the error.
Entrypoint
A firmware entrypoint is a piece of code which is triggered by a hardware event, usually
the assertion of a processor pin, or the receipt of an interruption. If return to the caller
is done, it is though the RFI instruction. The currently defined PAL entrypoints are
PALE_RESET, PALE_INIT, PALE_PMI, and PALE_CHECK.
Fatal Error
An uncorrected error which can corrupt state, and the state information is not known.
These type of errors cannot be corrected by the hardware, firmware, or the operating
system. The integrity of the system, including the IO devices is not guaranteed and
may require I/O device initialization and a system reboot to continue. Fatal errors may
or may not be contained within the processor or memory hierarchy.
1.
Virtual machine monitors must perform all the required synchronizations specified. Virtual machine
monitors not conforming to this specification are not guaranteed to work on all processor implemen-
tations.
2:350
1
.
2:488.
2:337.
Volume 2, Part 1: Processor Abstraction Layer
Section 11.11.2,
Section 11.7.4.2,

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents