Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 710

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

PAL_TEST_PROC
PAL_TEST_PROC – Perform a Processor Self-test (258)
Performs the second phase of processor self test.
Purpose:
Stacked Registers
Calling Conv:
PAL_TEST_PROC may modify some registers marked unchanged in the Stacked
Register calling convention. See additional description below.
Physical
Mode:
Not dependent
Buffer:
Arguments:
Argument
index
test_address
test_info
test_params
Returns:
Return Value
status
self-test_state
Reserved
Reserved
Status:
Status Value
1
0
-2
-3
The PAL_TEST_PROC procedure will perform a phase of the processor self-tests as
Description:
directed by the test_info and the test_control input parameters.
test_address points to a contiguous memory region to be used by PAL_TEST_PROC.
This memory region must be aligned as specified by the alignment return value from
PAL_TEST_INFO, otherwise this procedure will return with an invalid argument return
value. The PAL_TEST_PROC routine requires that the memory has been initialized and
that there are no known uncorrected errors in the allocated memory.
The test_info input parameter specifies the size of the memory buffer passed to the
procedure and which phase of the processor self-test is requested to be run (either
phase one or phase two).
Figure 11-44. Layout of test_info Argument
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
test_phase
• buffer_size indicates the size in bytes of the memory buffer that is passed to this
procedure. buffer_size must be greater than or equal in size to the bytes_needed
return value from PAL_TEST_INFO, otherwise this procedure will return with an
invalid argument return value.
2:462
Description
Index of PAL_TEST_PROC within the list of PAL procedures.
64-bit physical address of main memory area to be used by processor self-test. The memory
region passed must be cacheable, bit 63 must be zero.
Input argument specifying the size of the memory buffer passed and the phase of the
processor self-test that should be run. See
Input argument specifying the self-test control word and the allowable memory attributes that
can be used with the memory buffer. See
Description
Return status of the PAL_TEST_PROC procedure.
Formatted 8-byte value denoting the state of the processor after self-test. The format is
described in
Section 11.2.2.3, "Definition of Self Test State Parameter" on page
0
0
Description
Call completed without error, but hardware failures occurred during self-test
Call completed without error
Invalid argument
Call completed with error
Figure
11-44.
Figure
11-45.
buffer_size
buffer_size
Volume 2, Part 1: Processor Abstraction Layer
2:293.
8
7
6
5
4
3
2
1
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents