Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 707
Hide thumbs
Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents
Advertisement
PAL_SET_PSTATE
coordination. A subsequent call to PAL_SET_PSTATE on any logical processor in the
dependency domain (with a force_pstate argument of zero) reinstates hardware
coordination. The force_pstate argument is ignored on SCDD and HIDD logical
processors.
Calling this procedure on some processor implementations may affect P-states of other
processors in the same dependency domain. Please refer to
Section 11.6.1,
"Power/Performance States (P-states)" on page 2:315
and implementation-specific
reference manuals for details.
Volume 2, Part 1: Processor Abstraction Layer
2:459
Advertisement
Table of Contents
