Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 311

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

fault is raised. If the region-based short-format VHPT entry contains no reserved bits or
encodings, it is installed into the TLB, and the processor again attempts to translate the
failed instruction or data reference. If the long-format VHPT entry's tag specifies the
correct region identifier and virtual address, and the entry contains no reserved bits or
encodings, it is installed into the TLB, and the processor again attempts to translate the
failed instruction or data reference. Otherwise the processor raises a TLB Miss fault. The
translation is installed into the TLB even if its VHPT entry is marked as not present
(p=0). Software may optionally search additional VHPT collision chains (associativities)
or search for translations within the operating system's primary page tables.
Performance is optimized by placing frequently referenced translations within the VHPT
structure directly searched by the processor.
The VHPT walker is optional on a given processor model. Software can neither assume
the presence of a VHPT walker, nor that the VHPT walker will find a translation in the
VHPT. The VHPT walker can abort a search at any time for implementation-specific
reasons, even if the required translation entry is in the VHPT. Operating systems must
regard the VHPT walker strictly as a performance optimization and must be prepared to
handle TLB misses if the walker fails.
VHPT walks may be done speculatively by the processor's VHPT walker. Additionally,
VHPT walks triggered by non-speculatively-executed instructions are not required to be
done in program order. Therefore, if the walker is enabled and if the VHPT contains
multiple entries that map the same virtual address range, software must set up these
entries such that any of them can be used in the translation of any part of this virtual
address range. Additionally, if software inserts a translation into the TLB which is
needed for forward progress, and this translation has a smaller page size than the
translation which would have been inserted on a VHPT walk for the same address, then
software may need to disable the VHPT walker in order to ensure forward progress,
since this inserted translation may be displaced by a VHPT walk before it can be used.
4.1.5.3
Region-based VHPT Short Format
The region-based VHPT short format shown in
support a per-region linear page table configuration. To use the short-format VHPT,
PTA.vf must be set to 0.
Figure 4-10.
63
See
"Translation Insertion Format" on page 2:53
walker provides the following default values when entries are installed into the TLB.
• Virtual Page Number – implied by the position of the entry in the VHPT. The hashed
short-format entry is considered to be the matching translation.
• Region Identifiers are not specified in the short format. To ensure uniqueness,
software must provide unique VHPT mappings per region. Region identifiers
obtained from the referenced region register are tagged with the translation when
inserted into the TLB.
• Page Size – specified by the accessed region's preferred page size
(RR[VA{63:61}].ps)
Volume 2, Part 1: Addressing and Protection
VHPT Short Format
53 52 51 50 49
ig
ed
rv
11
1
2
Figure 4-10
uses 8-byte VHPT entries to
12 11
9
ppn
ar
38
3
for a description of all fields. The VHPT
8
7
6
5
4
2
1
pl
d a
ma
rv p
2
1
1
3
1
2:63
0
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents