Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 302

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

• The GR[r] value is checked when a TLB insert instruction is executed, and if
reserved fields or reserved encodings are used, a Reserved Register/Field fault is
raised on the TLB insert instruction. If GR[r]{0} is zero (not-present Translation
Insertion Format), the rest of GR[r] is ignored.
• The RR[vrn] value is checked when a mov to RR instruction is executed, and if
reserved fields or reserved encodings are used, a Reserved Register/Field fault is
raised on the mov to RR instruction.
• The ITIR value is checked either when a mov to ITIR instruction is executed, or
when a TLB insert instruction is executed, depending on the processor
implementation. If reserved fields or reserved encodings are used, a Reserved
Register/Field fault is raised on the mov to ITIR or TLB insert instruction. In
implementations where ITIR is checked on a TLB insert instruction, ITIR{63:32}
and ITIR{31:8} may be ignored if GR[r]{0} is zero (not-present Translation
Insertion Format).
• The IFA value is checked either when a mov to IFA instruction is executed, or when
a TLB insert instruction is executed, depending on the processor implementation. If
an unimplemented virtual address is used, an Unimplemented Data Address fault is
raised on the mov to IFA or TLB insert instruction.
Software must issue an instruction serialization operation to ensure installs into the
ITLB are observed by dependent instruction fetches and a data serialization operation
to ensure installs into the DTLB are observed by dependent memory data references.
Figure 4-5.
63
GR[r]
ITIR
IFA
RR[vrn]
Table 4-3
Table 4-3.
TLB
Field
ci
GR[r]{1,51:50}
rv/ci
ITIR{1:0,63:32}
rv
RR[vrn]{1,63:32}
2:54
Translation Insertion Format
53 52 51 50 49
ig
ed
ci
rv/ci
vpn
rv
describes all the translation interface fields.
Translation Interface Fields
Source
Field
Checked on Insert – Checked on a TLB insert instruction. If reserved fields or
encodings are used, a Reserved Register/Field fault is raised on the TLB
insert instruction.
Reserved/Checked on Insert – Depending on implementation, may be
reserved (checked on a mov to ITIR instruction) or checked on a TLB insert
instruction. If reserved fields or encodings are used, a Reserved
Register/Field fault is raised on the mov to ITIR or TLB insert instruction. In
implementations where ITIR is checked on a TLB insert instruction,
ITIR{63:32} may be ignored if GR[r]{0} is zero (not-present Translation
Insertion Format).
Reserved – Checked on a mov to RR instruction. If reserved fields or
encodings are used, a Reserved Register/Field fault is raised on the mov to
RR instruction.
32 31
12 11
9
8
ppn
ar
key
rid
Description
Volume 2, Part 1: Addressing and Protection
7
6
5
4
2
1
0
pl
d a
ma
ci p
ps
rv/ci
ig
ig
rv ig

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents