Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 414

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

8.3
Interruption Vector Definition
Table 8-1.Writing of Interruption Resources by Vector
Interruption Resource
PSR.ic at time of interruption
Alternate Data TLB vector
Alternate Data TLB fault
IR Alternate Data TLB fault
Alternate Instruction TLB vector
Alternate Instruction TLB fault
Break Instruction vector
Break Instruction fault
Data Access Rights vector
Data Access Rights fault
IR Data Access Rights fault
Data Access-Bit vector
Data Access Bit fault
IR Data Key Miss fault
Data Key Miss vector
Data Key Miss fault
IR Data Key Miss fault
Data Nested TLB vector
Data Nested TLB fault
IR Data Nested TLB fault
Data TLB vector
Data TLB fault
IR Data TLB fault
Debug vector
Data Debug fault
Instruction Debug fault
IR Data Debug fault
Dirty-Bit vector
Data Dirty Bit fault
Disabled FP-Register vector
Disabled Floating-Point
Register fault
External Interrupt vector
External Interrupt
Floating-point Fault vector
Floating-Point Exception fault
Floating-point Trap vector
Floating-Point Exception trap
General Exception vector
Disabled ISA Transition fault
Illegal Dependency fault
Illegal Operation fault
IR Unimplemented Data
Address fault
Privileged Operation fault
Privileged Register fault
2:166
IIP, IPSR,
IFA
ITIR
IIPA, IFS.v
0
1
0
1
0
a
b
N/A
W
N/A
W
N/A
N/A
W
N/A
W
N/A
d
-
W
-
W
-
-
W
x
x
x
-
W
-
W
-
-
W
-
W
-
-
W
-
W
-
-
W
-
W
-
-
W
-
W
-
-
W
-
W
-
-
N/A
-
N/A
-
-
N/A
-
N/A
-
N/A
W
N/A
W
N/A
N/A
W
N/A
W
N/A
-
W
-
W
x
-
W
-
W
x
-
W
-
W
x
-
W
-
W
-
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
-
W
x
x
x
Volume 2, Part 1: Interruption Vector Descriptions
IHA
IIM
1
0
1
0
1
c
W
N/A
x
N/A
x
N/A
W
N/A
x
N/A
x
N/A
W
x
x
x
x
x
x
x
-
W
W
x
x
x
x
W
x
x
x
x
W
x
x
x
x
W
x
x
x
x
W
x
x
x
x
W
x
x
x
x
N/A
-
N/A
x
N/A
N/A
-
N/A
x
N/A
W
N/A
W
N/A
x
N/A
W
N/A
W
N/A
x
N/A
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
W
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
ISR
IIB0, IIB1
0
1
0
1
W
N/A
W
W
N/A
x
W
W
-
x
W
W
-
W
W
W
-
W
W
W
-
x
W
W
-
W
W
W
-
x
W
W
-
W
W
W
-
x
-
N/A
-
N/A
-
N/A
-
N/A
W
N/A
W
W
N/A
x
W
W
-
W
W
W
-
x
W
W
-
x
W
W
-
W
W
W
-
W
W
W
-
x
W
W
-
W
W
W
-
W
W
W
-
W
W
W
-
W
W
W
-
W
W
W
-
x
W
W
-
W
W
W
-
W

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents