Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3 Manual page 633

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 1 REV 2.3:
Table of Contents

Advertisement

PAL_CACHE_WRITE – Write Values into the Processor Cache (260)
Writes the data and tag of a processor-controlled cache line for diagnostic testing.
Purpose:
Stacked Registers
Calling Conv:
Physical
Mode:
Not dependent
Buffer:
Arguments:
Argument
index
line_id
address
data
Returns:
Return Value
status
Reserved
Reserved
Reserved
Status:
Status Value
0
-1
-2
-3
-7
The value of data is written into the specified level, way, and part of the cache. This
Description:
procedure allows writing cache data, tag, protection, or status bits.
This procedure may also be used to seed errors into a cache line. It calculates the
protection bits based on the value of data, then inverts a specified bit field before
writing data to the cache. Bit field inversion is only used for writes to the cache data or
tag.
If seeding an error into the instruction cache or seeding an unrecoverable error, then
return back to the caller may not be possible.
This procedure call cannot be used where coherency is required.
The line_id argument is an 8-byte quantity in the following format:
Figure 11-11. Layout of line_id Return Value
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
part
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
trigger
• cache_type
data/unified (2) cache. All other values are reserved.
• level
write data. This value must be in the range from 0 up to one less than the
cache_levels return value from PAL_CACHE_SUMMARY.
• way
cache is direct-mapped this argument is ignored.
• part
Volume 2, Part 1: Processor Abstraction Layer
Description
Index of PAL_CACHE_WRITE within the list of PAL procedures.
8-byte formatted value describing where in the cache to write the data.
64-bit 8-byte aligned physical address at which the data should be written. The address must
be an implemented physical address on the processor model with bit 63 set to 0.
unsigned 64-bit integer value to write into the specified part of the cache.
Description
Return status of the PAL_CACHE_WRITE procedure.
0
0
0
Description
Call completed without error.
Unimplemented procedure
Invalid argument
Call completed with error.
The operation requested is not supported for this cache_type and level.
way
length
Unsigned 8-bit integer denoting whether to write to instruction (1) or
Unsigned 8-bit integer specifying which cache within the cache hierarchy to
Unsigned 8-bit integer denoting within which cache way to write data. If the
Unsigned 8-bit integer denoting where to write data into the cache:
PAL_CACHE_WRITE
8
7
6
5
4
level
cache_type
start
mesi
3
2
1
0
2:385

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture 2.3

Table of Contents