Table 165. Effect Of Low-Power Modes On The Lptim; Figure 346. Encoder Mode Counting Sequence - ST STM32L4x6 Reference Manual

Table of Contents

Advertisement

RM0351
30.5
LPTIM low power modes
Sleep
Low-power run
Low-power sleep
Stop 0 / Stop 1
Stop 2
Standby
Shutdown

Figure 346. Encoder mode counting sequence

Table 165. Effect of low-power modes on the LPTIM

Mode
No effect. LPTIM interrupts cause the device to exit Sleep mode.
No effect.
No effect. LPTIM interrupts cause the device to exit the Low-power sleep
mode.
No effect when LPTIM is clocked by LSE or LSI. LPTIM interrupts cause
the device to exit Stop 0 and Stop 1.
No effect on LPTIM1 when LPTIM1 is clocked by LSE or LSI. LPTIM1
interrupts cause the device to exit Stop 2. LPTIM2 registers content is
kept but LPTIM2 must be disabled before entering Stop 2.
The LPTIM peripheral is powered down and must be reinitialized after
exiting Standby or Shutdown mode.
DocID024597 Rev 3
Low-power timer (LPTIM)
Description
1033/1693
1045

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4x6 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF