Hitachi H8S/2199 Hardware Manual page 581

Single-chip microcomputer
Table of Contents

Advertisement

• Timing of the REF30 Signal Generation
Figures 26.8 to 26.12 show the timing of the generation of REF30 and REF30P signals.
Counter set
Counter set
Counter set
Value set in reference
period register 1 (RFD)
Counter
Value set in REF30
counter register (RFC)
REF30
REF30P
Figure 26.8 REF30 Signals in Playback Mode
Rev. 1.0, 02/00, page 575 of 1141

Advertisement

Table of Contents
loading

Table of Contents