Hitachi H8S/2199 Hardware Manual page 1030

Single-chip microcomputer
Table of Contents

Advertisement

H'D0B9: Servo Interrupt Enable Register 2 SIENR2: Servo Interrupt
Bit
:
Initial value :
:
R/W
:
Rev. 1.0, 02/00, page 1028 of 1141
7
6
1
1
Vertical sync signal interrupt enable bit
0 Interrupt (vertical sync signal interrupt) request is disabled
by IRRSNC
1 Interrupt (vertical sync signal interrupt) request is enabled
by IRRSNC
5
4
1
1
CTL interrupt enable bit
0 Interrupt request is disabled by IRRCTL
1 Interrupt request is enabled by IRRCTL
3
2
IESNC
1
1
R/W
(Initial value)
1
0
IECTL
0
0
R/W
(Initial value)

Advertisement

Table of Contents
loading

Table of Contents