Table of Contents
Advertisement
2
Table 30.18 I
C Bus Interface Timing of HD64F2199
(Conditions: Vcc = AVcc = 4.0 V to 5.5 V, Vss = 0.0 V, Ta = –20 to +75°C unless otherwise
specified.)
Item
SCL input cycle time
SCL input high pulse width
SCL input low pulse width
SCL, SDA input rise time
SCL, SDA input fall time
SCL, SDA input spike pulse
removal time
SDA input bus free time
Start condition input hold time
Re-transmit start condition
input setup time
Stop condition input setup
time
Data input setup time
Data input hold time
SCL, SDA capacity load
Note: Can also be set to 17.5 t
module.
Test
Symbol
Conditions Min
t
SCL
t
SCLH
t
SCLL
t
sr
t
sf
t
sp
t
BUF
t
STAS
t
STAH
t
STOS
t
SDAS
t
SDAH
C
b
depending on the selection of clock to be used by the I
cyc
Values
Typ
Max
12
3
5
7.5*
300
1
5
3
3
3
0.5
0
400
Rev. 1.0, 02/00, page 913 of 1141
Unit
Figure
t
Figure
cyc
30.18
t
cyc
t
cyc
t
cyc
ns
t
cyc
t
cyc
t
cyc
t
cyc
t
cyc
t
cyc
ns
pF
2
C
Advertisement
Table of Contents
