Hitachi H8S/2199 Hardware Manual page 751

Single-chip microcomputer
Table of Contents

Advertisement

SEPH
c
H counter
a
b
H'00
OVF
H'E8
a
H reload
counter
c
Noise mask for
H counter
OSCH
Noise mask for
OSCH
Noise detection
window
Period determined
by NWR5 to NWR0
period deter-
mined
by a and a
[Legend]
SEPH
: Horizontal sync signal after detection
OSCH
: Horizontal sync signal after complement
a
: Value set for the noise detection window (NWR5 to NWR0)
b
: Value set for the pulse width of the horizontal sync signal (NPWR3 to NPWR0)
c
: Value set for complement timing (HRTR7 to HRTR0)
a, b, c
: Complements of 1 of a,b,c, respectively
H ' E 8
:Complement of 2 of multiplier 24 in the equation for the noise mask period
(The noise mask period ends 24 counts before the overflow of H reload counter.)
TH
: Cycle of the horizontal sync signal
(NTSC:63.6 [ms], PAL:64[ms])
TM
: Timing at which the noise mask period ends.
Figure 26.75 Set Period for HRTR, HPWR, and NWR
A horizontal sync
pulse is missing
TH
Don't mask
immediately
Mask
Mask
after
period
period
complement.
TM
Mask
Mask
period
period
Period determined
by HRTR7 to HRTR0
period determined
by c and H'E8
The pulse in the mask
period is ignored
TH
Mask
Mask
period
period
Mask
Mask
period
period
Do mask also im-
mediately after
complement.
Period determined
by HPWR3 to HPER0
period
determined
by b
Rev. 1.0, 02/00, page 745 of 1141

Advertisement

Table of Contents
loading

Table of Contents