Block Diagram - Hitachi H8S/2199 Hardware Manual

Single-chip microcomputer
Table of Contents

Advertisement

23.1.2

Block Diagram

Figure 23.1 shows a block diagram of the I
Figure 23.2 shows an example of I/O pin connections to external circuits. I/O pins are driven only
by NMOS and apparently function as NMOS open-drain outputs. However, applicable voltages to
input pins depend on the power (Vcc) voltage of this LSI.
φ
SCL
Noise
canceller
SDA
Noise
canceler
[Legend]
2
ICCR
: I
C control register
2
ICMR
: I
C mode register
2
ICSR
: I
C status register
2
ICDR
: I
C data register
SAR
: Slave address register
SARX
: Slave address register X
PS
: Prescaler
Rev. 1.0, 02/00, page 460 of 1141
PS
Clock
control
Bus state
decision
Arbitration
decision
Output data
control
Figure 23.1 Block Diagram of I
2
C bus interface.
circuit
circuit
circuit
2
C Bus Interface
ICCR
ICMR
ICSR
ICDRT
ICDRS
ICDRR
Address
comparator
SAR, SARX
Interrupt
generator
Interrupt
request

Advertisement

Table of Contents
loading

Table of Contents