Jmp Instruction - Hitachi H8S/2199 Hardware Manual

Single-chip microcomputer
Table of Contents

Advertisement

25.3.6

JMP Instruction

1. JMP Instruction (Register indirect)
When the trap address is the next instruction to the JMP instruction and the addressing mode is
a register indirect, transition is made to the address trap interrupt after prefetching the
instruction at the branch. The address to be stacked is 02AA.
JMP
instruc-
tion
pre-fetch
φ
Address bus
029A
Interrupt
request
signal
Note: * Trap setting address
The underlines address is the one to be actually stacked.
Rev. 1.0, 02/00, page 544 of 1141
NOP
MOV
Data
instruc-
instruc-
tion
tion
fetch
pre-fetch
pre-fetch
029C
02A4
02A6
02A8 02AA
JMP
MOV.L
execution
execution
Figure 25.13 JMP Instruction (Register Indirect)
NOP
Start of
instruc-
exception
tion
pre-fetch
handling
02AC
(@ER0 = H'02A4)
029A
JMP @ER0
029C
NOP
*
029E
NOP
02A0
NOP
02A2
NOP
02A4
MOV.L #DATA, ER1
02AA
NOP

Advertisement

Table of Contents
loading

Table of Contents