Slice Data Registers 1 To 4 (Sdata1 To Sdata4) - Hitachi H8S/2199 Hardware Manual

Single-chip microcomputer
Table of Contents

Advertisement

28.2.4

Slice Data Registers 1 to 4 (SDATA1 to SDATA4)

Bit:
15
Initial value:
*
R
R/W:
*: Unefined
The slice data registers 1 to 4 (SDATA1 to SDATA4) are registers in which the slice results are
stored. The data is stored in LSB-first fashion, in order from the LSB side near the start bit. Figure
28.7 shows how to store the slice data.
S1
S2
S3
b17
LSB
Slice data
Bit
15
Slice data
b20
register
Figure 28.7 Relationship between Slice Data and Slice Data Register
There are four slice data registers, in which are stored slice results when data slicing is completed
for each line specified by the slice line setting registers. At this time data is stored in the
corresponding registers, rather than in the slicing order.
Slice line setting register n
Figure 28.8 Relationship between Slice Line Setting Register and Slice Data Register
These are 16-bit read-only registers. SDATA read operations should be performed after an even
(odd) field slice completion interrupt. If an SDATA register is read during a data slice operation,
an indeterminate value may be read; the register should not be read during operation.
14
13
12
11
*
*
*
*
R
R
R
R
b16 b15 b14 b13 b12 b11 b10 b27 b26 b25 b24 b23 b22 b21 b20
14
13
12
11
b21
b22
b23
b24
Line m
10
9
8
7
*
*
*
*
R
R
R
R
10
9
8
7
6
b25
b26
b27
b10
b11
6
5
4
3
*
*
*
*
R
R
R
R
5
4
3
2
b12
b13
b14
b15
Slice data register n
Data slice result for line m
Rev. 1.0, 02/00, page 811 of 1141
2
1
0
*
*
*
R
R
R
MSB
1
0
b16
b17

Advertisement

Table of Contents
loading

Table of Contents