Hitachi H8S/2199 Hardware Manual page 578

Single-chip microcomputer
Table of Contents

Advertisement

Reference Period Register 2 (CRF)
15
Bit :
CRF15
Initial value :
1
R/W :
W
The reference period register 2 (CRF) is an 16-bit write-only buffer register which generates the
reference signals to control the capstan phase (CREF). CRF is accessible in word units only. If a
read is attempted, an undetermined value is read out. The value set in CRF should be 1/2 of the
desired reference signal period.
When data is written in CRF, it is stored in the buffer once, and then fetched into CRF by a match
signal of the comparator. (The data which generates the reference signal is updated by the match
signal.) A forcible write, such as initial setting, etc., should be done by a dummy read of CRF.
If a byte-write in CRF is attempted, correct operation is not guaranteed. CRF is initialized to
H'FFFF by a reset and in stand-by and module stop modes.
Use bit 4 (CR/RF bit) in the capstan phase error detection control register (CPGCR) to switch
between REF30 and CREF for capstan phase control. See section 26.9, Capstan Phase Error
Detector.
REF30 Counter Register (RFC)
Bit :
15
RFC15
Initial value :
0
R/W :
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
The REF30 counter register (RFC) is a register which determines the initial value of the free-run
counter when it generates REF30 signals in playback. When data is written in RFC, its value is
written in the counter by a match signal of the comparator. If the bit 1 (VST) of RFM is set to 1,
the counter is set by the Video FF signal when the drum phase is in FIX ON. The counter setting
by the Video FF signal should be done by setting bit 1 (VST) and bit 0 (VEG) of the RFM. Do
not set the RFC to a value greater than 1/2 of the reference period register 1 (RFD) value.
RFC is a read/write register. If a read is attempted, the value of the counter is read out. If a byte-
access is attempted, correct operation is not guaranteed. RFC is initialized to H'0000 by a reset
and in stand-by and module stop modes.
Rev. 1.0, 02/00, page 572 of 1141
14
13
12
11
CRF14
CRF13
CRF12
CRF11
CRF10
1
1
1
1
W
W
W
W
14
13
12
11
RFC14
RFC13
RFC12
RFC11
RFC10
0
0
0
0
10
9
8
7
CRF9
CRF8
CRF7
CRF6
1
1
1
1
W
W
W
W
W
10
9
8
7
RFC9
RFC8
RFC7
RFC6
0
0
0
0
6
5
4
3
2
CRF5
CRF4
CRF3
CRF2
1
1
1
1
1
W
W
W
W
6
5
4
3
2
RFC5
RFC4
RFC3
RFC2
0
0
0
0
0
1
0
CRF1
CRF0
1
1
W
W
1
0
RFC1
RFC0
0
0

Advertisement

Table of Contents
loading

Table of Contents