Hitachi H8S/2199 Hardware Manual page 951

Table A.11 Number of States Required for Each Execution Status (Cycle)
Execution Status (Cycle)
Instruction fetch S
I
Branch address read S
Stack operation S
K
Byte data access S
L
Word data access S
Internal operation S
Target of Access
On-Chip Memory
1
J
M
1
N
On-Chip Supporting Module
8-bit bus
—
2
4
Rev. 1.0, 02/00, page 949 of 1141
16-bit bus
—
2