Hitachi H8S/2199 Hardware Manual page 1071

Single-chip microcomputer
Table of Contents

Advertisement

2
H'D15F: I
C Bus Mode Register ICMR1: I
7
Bit :
MLS
0
Initial value :
R/W
R/W :
MSB-first/LSB-first select
0 MSB-first
1 LSB-first
6
5
WAIT
CKS2
0
0
R/W
R/W
Transfer clock select bits
IICX* CKS2 CKS1 CKS0 Clock
0
1
Note: * See bit 6 in STCR.
Wait insertion bit
0 Data and acknowledge bits transferred consecutively
1 Wait inserted between data and acknowledge bits
(initial value)
2
C Bus Interface
4
3
CKS1
CKS0
BC2
0
0
R/W
R/W
R/W
Bit counter
BC2 BC1 BC0
0
0
1
0
0
1
φ/28
0
0
0
φ/40
1
φ/48
1
0
φ/64
1
φ/80
1
0
0
φ/100
1
φ/112
1
0
φ/128
1
φ/56
0
0
0
φ/80
1
φ/96
1
0
φ/128
1
φ/160
1
0
0
φ/200
1
φ/224
1
0
φ/256
1
2
1
0
BC1
BC0
0
0
0
R/W
R/W
Bit/frame
2
Clock sync
I
serial format
0
8
1
1
0
2
1
3
0
4
1
5
0
6
1
7
Transfer rate
φ=8 MHz
φ=10 MHz
286 kHz
357 kHz
200 kHz
250 kHz
167 kHz
208 kHz
125 kHz
156 kHz
100 kHz
125 kHz
80.0 kHz
100 kHz
71.4 kHz
89.3 kHz
62.5 kHz
78.1 kHz
143 kHz
179 kHz
100 kHz
125 kHz
83.3 kHz
104 kHz
62.5 kHz
78.1 kHz
50.0 kHz
62.5 kHz
40.0 kHz
50.0 kHz
35.7 kHz
44.6 kHz
31.3 kHz
39.1 kHz
(initial value)
Rev. 1.0, 02/00, page 1069 of 1141
C bus format
9 (Initial value)
2
3
4
5
6
7
8

Advertisement

Table of Contents
loading

Table of Contents