Altera cyclone V Technical Reference page 2267

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
1
chhltdmsk
0
xfercomplmsk
hctsiz2
Buffer DMA Mode.
Module Instance
usb0
usb1
Offset:
0x550
Access:
RW
31
30
dopng
pid
RW 0x0
RW 0x0
15
14
USB 2.0 OTG Controller
Send Feedback
Name
Channel Halted.
0x0
0x1
Transfer complete.
0x0
0x1
0xFFB00000
0xFFB40000
29
28
27
26
13
12
11
10
Description
Value
Description
Mask
No mask
Value
Description
Mask
No mask
Base Address
Bit Fields
25
24
23
22
pktcnt
RW 0x0
9
8
7
6
xfersize
RW 0x0
hctsiz2
Access
Register Address
0xFFB00550
0xFFB40550
21
20
19
18
5
4
3
2
18-177
Reset
RW
0x0
RW
0x0
17
16
xfersize
RW 0x0
1
0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents